Enter your email above, then click "Sign Up" to join the STAC mail list and (optionally) register to access materials on the site. Click for terms.
New records from the first tests of a pure FPGA-based or CXL-based UDP stack.
Unaudited benchmark results for a combined compute/storage architecture
Max Actionable Latency of 98 nanoseconds with 68-byte frames at 1 Gbps ingress
Lowest max latency ever reported at both the base rate and very high rates
2.89x the speed of previous generation x86 solution in warm runs of baseline Greeks
Highest throughput and efficiency for any publicly reported system to date
Skylake-based servers set multiple records in STAC-M3 Shasta benchmarks
32.7x the throughput of a larger Hadoop streaming cluster.
Read the latest about research, events, and other important news from STAC.
