Enter your email above, then click "Sign Up" to join the STAC mail list and (optionally) register to access materials on the site. Click for terms.
Sliding window inference using FPGA as an accelerator.
Highest throughput to date for a system with a single CPU, GPU, or other co-processor
Solution breaks more than half the records in both baseline and scale benchmarks
Unaudited benchmark results for a combined compute/storage architecture
Unaudited STAC-M3 results for a new flash-array product
Lowest publicly reported max latencies for an Ethernet-based solution
Quad-GPU system sets multiple records in efficiency and performance.
Fastest time ever in both the baseline and large problem sizes
Read the latest about research, events, and other important news from STAC.
