• Contact
  • Register
    (If you're a human, don't change the following field)
    Your first name.
    (If you're a human, don't change the following field)
    Your first name.

    Enter your email above, then click "Sign Up" to join the STAC mail list and (optionally) register to access materials on the site. Click for terms.

Winning the Race to Ultra-Low Latency Trade Execution with Orthogone's ULL FPGA Framework and AMD Alveo X3 Series

Jean-François Gagnon, Ultra-Low Latency FPGA Solutions Architect, Orthogone, presented this at the 18 May 2023 STAC Summit in Chicago.

Download the slides below.

AttachmentSize
STAC-Summit-18-May-2023-Orthogone.pdf735.12 KB

Related Event

STAC Summit, 18 May 2023, Chicago

NOTE: Some or all of the content on this page and its attachment(s) were supplied by a party other than STAC. STAC does not endorse the content. No performance claims are supported by STAC except those found in an official STAC Report of results audited by STAC.