Winning the Race to Ultra-Low Latency Trade Execution with Orthogone's ULL FPGA Framework and AMD Alveo X3 Series

Presented by **Jean-François Gagnon** Ultra-Low Latency FPGA architect

May 2023

1 0 0 0 1 0 1 1 1 0 1 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 0 0 1 1 0 0 0 1 0 0 1 0 1 1 1 0 1 0 0 1 0 0 0 1 0 1 1 0 1



FPGA IP Solutions Offering

ULTRA-LOW LATENCY NETWORKING SOLUTIONS

ULL FPGA Framework(FDK)

- Best-in-class FPGA and SW solution to develop reconfigurable applications that require ultra-low latency performances.
- Designed explicitly for trading applications
- Full suite of ULL FPGA IP cores
- FPGA Dev kit (design & simulation environment, reference design examples, debug tools, etc.)
- SW Framework (drivers, API, debugger, etc.)

ULL FPGA IP Cores

- Ethernet MAC/PCS (1 100G) with opt. RS-FEC
- TCP/IP Offload Engine
- UDP/IP Offload Engine
- PCIe Streaming DMA Controller

FPGA Based Smart NIC



ULL FPGA Framework(FDK) Key Features

•	Optimized explicitly for financial use cases	•	Hig
•	Highly flexible and configurable FPGA development		•
	platform to support multiple applications		•
•	Typical FPGA resources utilization < 15%		•
	 (4 ports TCP/UDP, 32 sessions/port) 		•
•	Three Alveo reference designs are provided:		•
	 Complete Financial solution 		
	• ULL-MAC/PCS		
	• ULL-CBDMA		
	 Includes a detail User Guide document 		

hly parametrizable cores, e.g.:

- MAC/PCS SERDES Width / Speed
- Number of sessions & number of ports
- PORT protocol (TCP, UDP or direct MAC)
- TCP/IP, UDP/IP Mode: S/F, Cut-through
- DMA: Number of Interfaces, number of queues
- per interface, size of queues, etc.

ULL FPGA Framework (FDK) Hardware Platforms

AMD x3522pv

- 4x10/25 GE
- Single slot, half-length, half-height
- PCI Express ® Gen 4 x8 / Gen 3 x8
- Up to two 4GB DDR4 (72b with ECC at 2400MT/s)
- Distributed RAM / BRAM / UltraRAM (14.2Mb / 74.3Mb / 99Mb)
- FPGA: XCUX35-3VSVA1365E
- 16b SERDES @ 644MHz (GTY)
- Speed Grade: -3



ALVEO Complete Finance Solution Ref design



This document is proprietary and confidential

• Standard AXI-4 Interfaces

- 1G ULL MAC (644/322/250MHz)
- 10G ULL Processing at 644/322MHz
- 25G ULL Processing at 644/402MHz
- Offload Engines : Store-Fwd, Cut-Through
- MAC/PCS SERDES:
 - 1G / 10G: 16b or 32b
 - 25G: 64b (40b)
- Host Processor Interface (HPI) to support nonoffload protocols with standard Linux

		SW
		User Space
		User Application
		OTI Libraries & API
		Kernel Space PCIe & DMA APIs Network Stack OTI NIC Driver
PCle	\longrightarrow	PCIe Root Complex

On-Chip FPGA Applications

ULL FPGA Framework Performances

ULL 10G MAC/PCS

16b PMA / 16b AXI-4 (644MHz)

- Tx**SoP** to Rx**SoF** (no Rx Async FIFO)
 - MAC/PCS = 4.7ns
 - GTY = 15.6ns

• Total = 20.3ns

- TxSoP to RxSoP (including Rx Async FIFO, including PREAMBLE)
 - MAC/PCS= 18.6ns
 - GTY = 15.6ns

• Total = 34.2ns

(including Rx CDC, including PREAMBLE)

Notes:

- Rx**SoF**: Internal signal driven by MAC_Rx and is pre-CDC (first bits of preamble detected)
- Tx**SoP** and Rx**SoP**: TMAC first valid to RMAC first valid (first bits of MAC DA)

ULL 10G TCP/IP

Cut-Through Mode Mode Latency Performances

Tx path = 6.2ns The ULL-TCP/UDP Offload Engine transmit latency is measured from the valid signal assertion at the input of ull_top (output of OTI-On-Chip Application) to the valid assertion at the output of ull_top. This is from start of packet to start of packet (SoP to SoP)

All Rx latency numbers for ULL-TCP/UDP Offload engine are measured after headers removal. The first byte of the packet after headers removal is called Start of Payload. In TCP, 54 bytes of header @322MHz on a 32-bit data bus is always included in the latency specifications, i.e. all specified latency numbers include 40.3ns latency caused by headers reception for any received packet. The removed headers are Ethernet, IP and TCP/UDP headers.

Two operating modes

Store & Forward (S/F): TxFIFO used to compute TCP Payload size and checksum (Tx), RxFIFO used to drop packets (FCS, TCP checksum errors)

<u>Cut-Through (CT)</u>: Bypass TxFIFO and RxFIFO. User must provide pre-computed size and checksum values (Tx).

Rx path = 46.5ns; Latency excluding headers reception = 6.2ns

ULL FPGA Framework(FDK) Key Features recap

- Pure FPGA trading solution
- Hybrid trading solution (FPGA+Software)
- ULL-MAC/PCS 16b@644MHz & 32b@322MHz
- Already integrated on Alveo x3522pv
- Highly parametrizable to match your needs.

- Easy to use, Alveo reference designs are provided for each IPs
- HW Platforms supported:
 - Xilinx UltraScale+ FPGA
 - Xilinx Alveo (x3522pv reference design)
 - Xilinx Versal (to be supported)

Orthogone Overview

Developers of the Seemingly Impossible

Orthogone offers highly specialized engineering solutions focused on the design of innovative products requiring in-depth knowledge of software development, embedded systems, FPGA and SoC.

90+ Multidisciplinary R&D Team

R&D Services

- Systems engineering
- Software development
- Hardware design
- FPGA Design & Verification

2007 Inception Privately Held Headquartered in Montreal (Canada)	FPGASolutions & IP CoresDechnologies
Key Industries	FPGA IP Portfolio
 Datacenter & Comms Defense & Aerospace 	 ULL FPGA Framework Ethernet MAC/PCS/FEC TCP/IP Offload Engine UDP/IP Offload Engine PCIe DMA Controller

Contact Information

Alex Raymond, Co-Founder, CTO araymond@orthogone.com 514.316.1917 x 703

Michel Turgeon, Director of business development <u>mturgeon@orthogone.com</u> 514.316.1917 x 777

orthogone.com