Advancing open source in FPGA
At the 19 October 2022 STAC Summit in New York, our panelists discussed "Low-latency market integration: Time to rethink buy-vs-build?". Panelists were:
- Todd Strader, FPGA Engineer, Hudson River Trading
- Stephen Kopec, North America, Data Center FAE Manager, AMD
- Darrin Machay, Principal Engineer, Arista Networks
The following vendors gave short presentations before the panel discussion:
| "Open-Source Pros & Cons in the FPGA Development Flow" Stephen Kopec, North America, Data Center FAE Manager, AMD |
|
| "Low-latency layer 3 and FPGAs" Darrin Machay, Principal Engineer, Arista Networks |
Watch the panel discussion below.
Related Event
NOTE: Some or all of the content on this page and its attachment(s) were supplied by a party other than STAC. STAC does not endorse the content. No performance claims are supported by STAC except those found in an official STAC Report of results audited by STAC.