Accelerating "time to first trade" with FPGAs
Mark Eslinger, Senior Principal Product Engineer, Digital Verification Technologies, Siemens, presented this at the 19 October 2022 STAC Summit in New York.
Watch the video below.
Download the slides below.
Attachment | Size |
---|---|
STAC-Summit-19-October-2022-Siemens.pdf | 1.64 MB |
Related Event
NOTE: Some or all of the content on this page and its attachment(s) were supplied by a party other than STAC. STAC does not endorse the content. No performance claims are supported by STAC except those found in an official STAC Report of results audited by STAC.