• Contact
  • Register
    (If you're a human, don't change the following field)
    Your first name.
    (If you're a human, don't change the following field)
    Your first name.

    Enter your email above, then click "Sign Up" to join the STAC mail list and (optionally) register to access materials on the site. Click for terms.

Securing low-latency hardware designs

Adam Sherer, Verification Technology Executive, Cadence Design Systems, Inc., presented this at the 10 May 2022 STAC Summit in Chicago.

Download the slides below.

AttachmentSize
STAC-Summit-10-May-2022-cadence.pdf2.16 MB

Related Event

STAC Summit, 10 May 2022, Chicago

NOTE: Some or all of the content on this page and its attachment(s) were supplied by a party other than STAC. STAC does not endorse the content. No performance claims are supported by STAC except those found in an official STAC Report of results audited by STAC.