• Contact
  • Register
    (If you're a human, don't change the following field)
    Your first name.
    (If you're a human, don't change the following field)
    Your first name.

    Enter your email above, then click "Sign Up" to join the STAC mail list and (optionally) register to access materials on the site. Click for terms.

FPGAs beyond ultra-low latency?

At the 31 May 2023 STAC Summit in New York, our panelists discussed "FPGAs beyond ultra-low latency?". Panelists were:

The following vendors gave short presentations before the panel discussion:

  "FPGA Hardware Acceleration in Electronic Trading, AI, and Data Analytics"
   Matt Certosimo, Data Center FPGA Field Application Engineer, AMD
  "The Edge of the Edge: PCB Latency in Trading Reaction Time"
   Adam Sherer, Verification Technology Executive, Cadence Design Systems

 

Watch the panel discussion below.

Related Event

STAC Summit, 31 May 2023, NYC

NOTE: Some or all of the content on this page and its attachment(s) were supplied by a party other than STAC. STAC does not endorse the content. No performance claims are supported by STAC except those found in an official STAC Report of results audited by STAC.