Enter your email above, then click "Sign Up" to join the STAC mail list and (optionally) register to access materials on the site. Click for terms.
Exegy and AMD demonstrate 40-49% lower maximum latency at all ingress rates than previous record.
Worst pairwise error between 94 ports on 2 devices was 799 picoseconds
Unaudited results of synchronization within and between Arista's latest ULL devices
Worst-case absolute accuracy of -0.5 +/5.5 nanoseconds for timestamps from any port on a single device
Mean half-round trip latency through aggregation and layer 1 of just 0.06 microseconds.
