Enter your email above, then click "Sign Up" to join the STAC mail list and (optionally) register to access materials on the site. Click for terms.
Sliding window inference using FPGA as an accelerator.
Adam Sherer, Verification Technology Executive, Cadence Design Systems, presented this at the 18 May 2023 STAC Summit in Chicago.
Download the slides below.
Matt Certosimo, Data Center FPGA Field Application Engineer, AMD, presented this at the 18 May 2023 STAC Summit in Chicago.
Dr. David Snowdon, Director of Engineering, Arista Networks, presented this at the 18 May 2023 STAC Summit in Chicago.
Jean-François Gagnon, Ultra-Low Latency FPGA Solutions Architect, Orthogone, presented this at the 18 May 2023 STAC Summit in Chicago.
Vahan Sardaryan, Co-Founder and CEO, LDA Technologies, presented this at the 18 May 2023 STAC Summit in Chicago.
Laurent de Barry, Director, Hardware Trading Solutions, Exegy, presented this at the 18 May 2023 STAC Summit in Chicago.
