Jump to Navigation

Contact
Login
Register
(If you're a human, don't change the following field)
Enter your name
Your first name.

(If you're a human, don't change the following field)
Enter your name
Your first name.

Enter your email above, then click "Sign Up" to join the STAC mail list and (optionally) register to access materials on the site. Click for terms.

About STAC
Who we are

What's in scope
What we offer

How to take advantage

Member List
Blog

News

Press
Research
Research Domains
Feed handlers (STAC-M1)

Data distribution (STAC-M2)

Tick analytics (STAC-M3)
Risk computation (STAC-A2)

Backtesting (STAC-A3)

Tick-to-trade (STAC-T1)
Time sync (STAC-TS)

Network I/O (STAC-N1, -T0, -MAC)

FPGA Group
AI/Machine Learning/Deep Learning

Streaming analytics

Public & private cloud
Tools
Events

You are here

Home » Related content

Related content

SUT ID: XLX200514
STAC-Network IO

LDA 644Mhz/16-bit MAC/PCS and Lightspeed v2 TCP™ on an LDA SBM09P-3 FPGA boardwith Xilinx® Virtex™ UltraScale+ VU9P-3 FPGA and using Xilinx Onload® with Xilinx SFN8522PLUS Adapter in a Lenovo ThinkSystem SR665 server with AMD EPYC™ 7742 processors

Post date:

Sunday, May 31, 2020 - 15:00

Posted May 25, 2020

STAC Report: New LDA/Xilinx solution under STAC-T0 (tick-to-trade network I/O)

Sub-30 nanosecond latency for 68-byte frames

Subscribe to notifications of research, events, and more.

(If you're a human, don't change the following field)

Enter your name

Your first name.

(If you're a human, don't change the following field)

Enter your name

Your first name.

Enter your email above, then click "Sign Up" to join the STAC mail list and (optionally) register to access materials on the site. Click for terms.

© 2006-2024 Strategic Technology Analysis Center LLC

STAC and all STAC names are trademarks or registered trademarks of Strategic Technology Analysis Center LLC.

Website development by The Jibe.

Terms & Privacy - UPDATED 1 September 2023