Jump to Navigation

Contact
Login
Register
(If you're a human, don't change the following field)
Enter your name
Your first name.

(If you're a human, don't change the following field)
Enter your name
Your first name.

Enter your email above, then click "Sign Up" to join the STAC mail list and (optionally) register to access materials on the site. Click for terms.

About STAC
Who we are

What's in scope
What we offer

How to take advantage

Member List
Blog

News

Press
Research
Research Domains
Feed handlers (STAC-M1)

Data distribution (STAC-M2)

Tick analytics (STAC-M3)
Risk computation (STAC-A2)

Backtesting (STAC-A3)

Tick-to-trade (STAC-T1)
Time sync (STAC-TS)

Network I/O (STAC-N1, -T0, -MAC)

FPGA Group
AI/Machine Learning/Deep Learning

Streaming analytics

Public & private cloud
Tools
Events

You are here

Home » Related content

Related content

Posted November 11, 2019

Vault Report: Port sync in Arista DCS-7130-48L switches

Unaudited results of synchronization within and between Arista's latest ULL devices

SUT ID: ARI191024
STAC-TS

Eight ports in each of two Arista DCS-7130-48L devices running MetaWatch 0.11.0beta1 firmware on MOS-0.23.1 with Arista SFP-10G-SR SFP+ and PPS discipline via a TimeTech Pulse Distribution Unit 10535

Post date:

Monday, November 11, 2019 - 13:50

Subscribe to notifications of research, events, and more.

(If you're a human, don't change the following field)

Enter your name

Your first name.

(If you're a human, don't change the following field)

Enter your name

Your first name.

Enter your email above, then click "Sign Up" to join the STAC mail list and (optionally) register to access materials on the site. Click for terms.

© 2006-2024 Strategic Technology Analysis Center LLC

STAC and all STAC names are trademarks or registered trademarks of Strategic Technology Analysis Center LLC.

Website development by The Jibe.

Terms & Privacy - UPDATED 1 September 2023