• Contact
  • Register
    (If you're a human, don't change the following field)
    Your first name.
    (If you're a human, don't change the following field)
    Your first name.

    Enter your email above, then click "Sign Up" to join the STAC mail list and (optionally) register to access materials on the site. Click for terms.

How to shine a light on full FPGA and ASIC performance

Michael O’Sullivan, Engineering Director, Cadence Design Systems, Inc., presented this at the 30 November 2022 STAC Summit in London.

Download the slides below.

AttachmentSize
STAC-Summit-30-November-2022-Cadence.pdf1.41 MB

Related Event

STAC Summit, 30 Nov 2022, London

NOTE: Some or all of the content on this page and its attachment(s) were supplied by a party other than STAC. STAC does not endorse the content. No performance claims are supported by STAC except those found in an official STAC Report of results audited by STAC.