Accuracy as a commodity: How Time Card will benefit applications
David Cohen, Senior Principal Engineer, and Dan Biederman, Senior ASIC & FPGA Design Architect, Intel Corporation, presented this at Global STAC Live, Fall 2021.
Watch the video below.
Q&A
Download the slides below.
Attachment | Size |
---|---|
GSL-Fall2021-Intel Time Card.pdf | 593.49 KB |
Related Event
NOTE: Some or all of the content on this page and its attachment(s) were supplied by a party other than STAC. STAC does not endorse the content. No performance claims are supported by STAC except those found in an official STAC Report of results audited by STAC.