

Four steps to accelerate Monte Carlo applications

With background on the
STAC-A2™ benchmark suite



Zhang Zhang

Technical Consulting Engineer
Intel



Andrey Nikolaev

Software Architect
Intel



Peter Lankford

Founder & Director
STAC



STAC-A2 in 5 minutes

Peter Lankford,
Founder & Director, STAC®

peter.lankford@STACresearch.com
Tel: +1-630-929-4780, x706

27 September 2013



STAC Benchmark Council Members

Trading Organizations

- 303 Capital
- ABN AMRO Clearing
- AHL
- Akuna Capital LLC
- Algo Engineering
- AlgoPartners LLC
- Algorithmic Trading Management
- Allston Trading
- Archelon Group
- Aritas Securities
- Aspect Capital
- Athena Capital Research
- Atlas ATS Inc.
- Australian Securities Exchange
- Automat Limited
- AX Trading, LLC
- Bank of America/Merrill Lynch
- Barclays
- BATS Exchange
- BAXTER-FX
- BDS Quant
- Belvedere Trading, LLC
- BGC Partners
- BIDS Trading L.P.
- Bluefin Trading
- Bluefire Capital
- BMO Capital Markets
- BNP Paribas
- BNY Convergenx
- Boston Options Exchange
- BP Oil
- Breakwater Trading, LLC
- BTG Pactual
- Bundalini
- Buttonwood Group Trading
- Caherciveen Partners
- Cantor Fitzgerald
- Capital Fund Management
- Capstone Holdings Group
- Caxton
- Chicago Board Options & National Stock Exchange (NSX)
- Chicago Trading Company
- Chl-X Australia
- Chopper Trading
- Citadel Investment Group
- Citi
- CityIndex Ltd
- CMC Markets
- CME Group
- CMT Asia
- CNSX Markets Inc.
- Cognitive Capital LLC
- Commerzbank AG
- COS Derivatives LLP
- Crabel Capital Management LLC
- Credit Agricole
- Credit Suisse
- Daiwa Institute of Research
- DE Shaw
- Deutsche Bank
- Deutsche Boerse
- DRW Trading
- Eagle Trading Systems R&D LTD.
- Echotrade
- Eclipse Options (HK) Ltd
- EdgeCI
- Epoch Capital Pty Ltd
- E*Trade Financial
- Eurex Frankfurt AG
- FFastFill
- Fidelity Investments
- Final
- Flow Traders US
- Forex Capital Markets (FXCM)
- Fox River Execution
- FTSE Group
- FXAll
- Gain Capital Group, LLC
- Gelber Group
- Geneva Trading
- Getco LLC
- GFI Group
- Global Markets Exchange Group
- Gloucester Research Ltd
- Goldenberg Hehmeyer Trading Company
- Goldman Sachs
- Greenlight Trading
- GSA Capital
- Hard Eight Futures LLC
- Hekia Capital LLC
- Henning & Carey
- High Speed Analytics
- HSBC
- Huatal Great Wall Futures Co., Ltd.
- Hutchin Hill Capital, LP
- ICAP Services North America
- IG Index
- IMC Financial Markets
- Infinium Capital Management
- ING
- Integral Derivatives
- Intercontinental Exchange (ICE)
- International Algorithmic Trading GmbH
- International Securities Exchange
- ITG
- ITG/DE Trading Corporation
- JP Morgan Chase
- Jump Trading
- Kapital Trading
- Ketchum Trading, L.L.C.
- Klinkopf Capital Management
- Knight Capital Group
- Kohl Trading
- Komico, LLC
- Kyte Group
- Lime Brokerage, LLC
- Liquid Capital Group
- Liquidnet
- Lloyds Banking Group
- LMAX
- London Metals Exchange Ltd
- London Stock Exchange
- Luo Capital Advisors
- Macquarie Group Limited
- Marquette Partners
- Marshall Wace LLP
- Matlock Capital, LLC
- Maven Securities Limited
- Millennium Partners
- Morgan Stanley
- MWD Trading
- Myra Trading LLC
- NASDAQ OMX
- National Commodity and Derivatives Exchange Ltd
- Nobilis Capital
- Nomura
- NYSE Euronext
- Optiver B.V.
- Ortus Capital Management
- Panther Energy Trading LLC
- PDT Partners
- Peak6 Investments LP
- Peregrine Financial Group
- Pershing LLC
- Peta Trading
- Pineau Investment Group, LLC
- Platform Capital LLC
- Port 22, LLC
- Prime Seven, LLC
- Prudential
- Puppetmaster Trading
- QMS Capital Management LP
- Quantlab Financial LLC
- Questrade
- Quiet Light Securities LLC
- Rackson Asset Management
- RBC Capital Markets
- Realtick LLC
- RGM Advisors LLC
- RiverCross
- ROFEX
- Ronin Capital
- Rooftop Trading
- Rotella Capital Management
- Royal Bank of Scotland
- SAC Capital Advisors
- Saxo Bank
- Schneider Trading Associates Ltd
- Societe Generale
- Source Capital AG
- Speed Trading Group
- Spot Trading, LLC
- Standard Bank
- Standard Chartered
- Storm Loan Marketplace
- Sun Trading LLC
- Sunningdale Capital LLP
- SurfExchange
- Susquehanna International Group
- Swedbank
- TD Ameritrade
- Tenth Sense Group Pty Ltd
- Teza Technologies LLC
- Tibra Capital
- TMX Group
- Toji Trading Group
- Tower Research Capital, LLC
- Tradebot Systems, Inc.
- TradeForecaster LLC
- TradeLink LLC
- TradeStation Technologies
- Tradeweb LLC
- Trading Machines
- Trading Technologies
- Tradition North America
- Transmarket Group LLC
- Tullett Prebon
- Twitch LLC
- Two Sigma Investments
- UBS
- UniCredit
- United Futures Trading Co
- Valo Research and Trading
- Victor Securities LLC
- Volant Trading
- Warsaw Stock Exchange
- Wellington Management LLP
- Wells Fargo
- WH Trading
- Winton Capital Management
- Wolverine Trading
- World Financial Desk
- XHedge LLC
- Xpert Financial Group
- XR Trading

*Council members do not necessarily endorse or approve of any of STAC's products, specifications or statements.
All company names and logos are trademarks or registered trademarks of their respective owners.*

STAC Benchmark Council Members

Vendors



THOMSON REUTERS



SOLARFLARE



Council members do not necessarily endorse or approve of any of STAC's products, specifications or statements.
All company names and logos are trademarks or registered trademarks of their respective owners.

The STAC Benchmark Council



- Research
- Tools
- Working groups
- Conferences
- Training



www.STACresearch.com

What is STAC-A2?

www.STACresearch.com/a2

- Benchmark suite
 - Specifications
 - Test-harness software
 - Vendor implementations – source & binary (“STAC Packs”)
- This version: Greeks on options
 - Options: Multi-asset, path-dependent, early exercise
 - Pricing model: Heston
 - Non-trivial Monte Carlo case
- Workloads
 - End-to-end calc of all Greeks
 - Each Greek in isolation
 - Component operations (e.g., square root, log, randoms)
- Measures:
 - Time per workload (speed)
 - Workload per time (capacity)
 - Scale dimensions: assets, paths, timesteps
 - Quality (agreement with theory)
 - Coming soon: workload per unit energy and space

STAC-A2 status

- Version 1 nearing finalization
 - Results you'll see today are Beta2
 - Final specs expected in weeks
- Specs have been driven by major banks
- They are architecture neutral
- Major vendors are actively engaged
 - Intel, Nvidia, Altera, Calxeda

STAC-A2 pioneer vendor: Intel

- Four systems audited so far (Xeon and Phi)
 - Results are public
 - Config disclosures are in the STAC Vault (per policy)
 - STAC-A2 Pack for Intel Composer XE is in the STAC Vault (per policy)

The image displays four STAC Report covers for Intel systems. Each report includes the following information:

- STAC Report** header with the specific system configuration.
- Intel Composer XE on Intel White Box** or **Intel Xeon Phi SE10P (Knights Corner) Co-Processor**.
- SUT ID:** INTC130607a, INTC130607b, INTC130619, or INTC130629.
- STAC-A2™ BENCHMARKS**.
- Test date:** June 7, 2013; June 26, 2013; June 19, 2013; or Aug 29, 2013.
- Version:** 1.0.0, June 26, 2013; or 1.0.1, Sep 19, 2013.
- Stack under test:** A diagram showing the stack components: STAC-A2 Pack for Intel Composer XE (beta 2), Intel MWL V1.0, Intel Composer XE 13.1, Intel OpenMP 3.5, Red Hat Enterprise Linux 6.3, and Intel white box with W800CR mother board.
- Benchmark specs: STAC-A2 (beta 2)**.
- STAC BENCHMARK COUNCIL** logo and text: "THESE TESTS FOLLOWED STAC BENCHMARK SPECIFICATIONS PROPOSED OR APPROVED BY THE STAC BENCHMARK COUNCIL (SEE WWW.STACRESEARCH.COM). BE SURE TO CHECK THE VERSION OF ANY SPECIFICATION USED IN A REPORT. DIFFERENT VERSIONS MAY NOT YIELD RESULTS THAT CAN BE COMPARED TO ONE ANOTHER."

A large blue oval at the bottom of the reports contains the URL: www.STACresearch.com/intelA2



Four steps to accelerate Monte Carlo simulations in Finance

Andrey Nikolaev, SW Architect

Zhang Zhang, Technical Consulting Engineer

Intel

Four steps:

1. Consider upgrading your hardware
2. Apply Intel parallel programming model
3. Make sure your compiler/libraries/OS are optimized for the platform
4. Use tools to clarify bottlenecks

Performance Comparison of Intel Architectures

Scaling from generation to generation of IA platforms

Same code gives optimized performance on “IvyBridge” processor

STAC-A2 GREEKS Elapsed Time with Varying Number of Paths (Time in Seconds, Lower is Better)

5 assets, 252 time steps	10,000 paths	25,000 Paths*	50,000 paths	100,000 paths
Intel® Xeon® E5-2690 16 cores	2.87	7.11	14.12	28.52
Intel® Xeon® E5-4650 32 cores	2.10	5.30	10.17	24.27
Intel® Xeon Phi™ B0-ES2, 61 cores	3.87	6.49	13.32	26.67
Intel® Xeon® E5-2697 V2, 24 cores	1.95	4.82	9.44	19.73

Intel SW tools help to seamlessly scale STAC-A2 benchmark from gen-to-gen of IA

CPU System configurations:

- Intel® Xeon® Processor E5-4650, 4 Eight-Core CPUs (20MB LLC, 2.7GHz), 64GB of RAM, HT off, EIST on, TURBO on.
- Intel® Xeon® Processor E5-2690, 2 Eight-Core CPUs (20MB LLC, 2.9GHz), 64GB of RAM, HT off, EIST on, TURBO on.
- Intel® Xeon® Processor E5-2697, 2 Twelve-Core CPUs (30MB LLC, 2.9GHz), 64GB of RAM, HT off, EIST on, TURBO on.
- Operating system: RHEL* 6 GA x86_64 (Linux* kernel 2.6.32)
- Intel® Composer XE 2013.3.163
- Benchmark source: STAC®

Co-processor system configuration:

- Intel® Xeon Phi™ Coprocessor ES2, step B0, 61 cores (30.5MB total cache, 1.1 GHz), 8GB GDDR5 memory. Intel® Manycore Platform Software Stack (MPSS) 2.1.4346.
- Intel® Composer XE 2013.sp1_beta.0.0151
- Benchmark source: STAC®

* Baseline problem size. These values correspond to GREEKS.TIME benchmarks and represent the average of 5 runs (1 cold run followed by 4 warm runs). Other results in this table are single (cold) runs only.

Apply the Intel parallel programming model

Cores

- Parallelization with OpenMP*

Vectors

- Compiler based vectorization

Data blocking


- Use caches to hide memory latency
- Organize memory access for data reuse

Data layout and alignment

- Structure of arrays facilitates vector loads / stores, unit stride
- Align data for better vectorization

Use A Highly Optimized Math Library

Intel® MKL - Industry's leading math library ¹



Intel® MKL functions used in the STAC-A2 implementation:

- RNG: MCG59, Gaussian distribution with ICDF
- Matrix operations: TRMM, Cholesky
- Summary statistics: Mean, Correlation
- Splines: Data fitting
- Vector math functions

¹ 2011, 2012, 2013 Evans Data N. American developer survey

Use An Optimizing Compiler

Vectorization: `#pragma ivdep`

- Vectorization diagnostic: `-vec-report=5`
- Even some loops with irregular accesses are vectorized.

Parallelization (threading): Intel® OpenMP

Optimized scalar math functions:

- `sqrt, log, exp, div, erf`

Accuracy optimization: `-fimf-precision=low:sqrt`

- Trade accuracy for performance (sqrt only).

Domain exclusion: `-fimf-domain-exclusion=31`

- No handling for nans, infinities, extremes, denormals, etc.

Finding Performance Bottlenecks

Intel® VTune™ Amplifier XE

2012 version

Call Stack	CPU Time: Total by Utilization		CPU Time: Self by Utilization	
	Idle	Poor	Idle	Poor
Total	50457.138s		0s	
↳ [libiomp5.so]	41801.413s		41801.413s	
↳ _do_softirq	3711.248s		3705.697s	
↳ mkl_blas_dgemm_pst	1333.505s		1333.505s	
↳ f_maxPricePath_VML\$omp\$parallel_for	935.468s		935.468s	
↳ _raw_spin_unlock_irq	502.183s		502.183s	
↳ _svml_sqrt8_ep	449.055s		449.055s	
↳ mkl_vml_kernel_dErfinv_B2EPnnc	297.046s		297.046s	
↳ mkl_blas_dtrmm_inn	282.945s		282.945s	
↳ LSI	235.156s		0.183s	

2013 version

Call Stack	CPU Time: Total by Utilization		CPU Time: Self by Utilization	
	Idle	Poor	Idle	Poor
Total	2973.128s		0s	
↳ [libiomp5.so]	2140.789s		2140.789s	
↳ do_raw_spin_lock	390.248s		0.009s	
↳ do_softirq	212.991s		212.523s	
↳ f_maxPricePath_VMLSo	62.431s		62.431s	
↳ mkl_vml_kernel_dDiv_B	54.688s		54.688s	
↳ raw_spin_unlock_irq	37.007s		37.007s	

Intel® VTune™ Amplifier helped to identify and fix hotspots

- Tuned PATHGEN ~ 15x faster than in 2012 version
- Additionally tuned Intel MKL trmm function – not the hotspot

Result: "Old" Code vs. "New" Code

After recompilation the same code runs faster on Intel® Xeon® CPUs

	STAC-A2.β2.GREEKS Elapsed Time, seconds (25,000 Paths, 5 Assets, 252 Time steps)			STAC-A2.β2.GREEKS Elapsed Time, seconds (50,000 Paths, 10 Assets, 126 Time steps)		
	Intel® Xeon® E5-2690 16 cores	Intel® Xeon® E5-4650 32 cores	Intel® Xeon Phi™ B0-ES2, 61 cores ¹	Intel® Xeon® E5- 2690 16 cores	Intel® Xeon® E5-4650 32 cores	Intel® Xeon Phi™ B0-ES2, 61 cores ¹
2012 version	11.43	8.93	98.43	65.28	43.43	na ²
2013 version	7.14	5.16	6.49	37.50	22.40	27.22
Performance gain	1.60x	1.73x	15.17x	1.74x	1.94x	

System configurations:

- Intel® Xeon® Processor E5-4650, 4 Eight-Core CPUs (20MB LLC, 2.7GHz), 64GB of RAM, HT off, EIST on, TURBO on.
- Intel® Xeon® Processor E5-2690, 2 Eight-Core CPUs (20MB LLC, 2.9GHz), 64GB of RAM, HT off, EIST on, TURBO on.
- Operating system: RHEL* 6 GA x86_64 (Linux* kernel 2.6.32)
- Intel® Composer XE 2013.3.163
- Benchmark source: STAC®

Co-processor system configuration:

- Intel® Xeon Phi™ Coprocessor ES2, step B0, 61 cores (30.5MB total cache, 1.1 GHz),
- 8GB GDDR5 memory. Intel® Manycore Platform Software Stack (MPSS) 2.1.4346.
- Intel® Composer XE 2013.sp1_beta.0.0151
- Benchmark source: STAC®

- ¹ 2012 version with improved work w/ memory
- ² application terminated due to memory limitation

How did we improve code for nearly 2x speedup on Xeon?

Critical Performance Tunings

Memory optimization

- In-place computation minimizes footprint and data copying.

Cache optimization

- Blocking for L1 cache

Thread affinity to prevent thread migration

- `KMP_AFFINITY=compact`

Optimization for Path Generation

Parallelization and Vectorization

```
... = (double*)_mm_malloc(size, 64);
... = (double*)_mm_malloc(size, 64);

// Preprocessing: computing parameters ...
...

#pragma omp parallel for default(shared)
for(J=0;J<path_blocks;J++)
{
    ...

    for(i=0;i<timeSteps-1;i++)
    {
        ...

        #pragma ivdep
        #pragma noprefetch
        for(j=0;j<jn_j0;j++)
        {
            ...
            ...
        }
    }
}
...
```

Align arrays on
64-byte boundaries

Parallelize the outer
loop using OpenMP

Vectorize the inner
loop with Intel compiler
pragmas

Optimization for Path Generation Using Intel® MKL Random Number Generator

```
...
#pragma omp parallel for default(shared)
for(J=0;J<path_blocks;J++)
{
    ...
    vslNewStream(&stream, VSL_BRNG_MCG59, seed);
    vslSkipAheadStream(stream,
        J*block_size*processes*(timeSteps-1));

    for(i=0;i<timeSteps-1;i++)
    {
        ...
        vdRngGaussian(GAUSSIAN_METHOD, stream,
            processes*jn_j0, mRng, 0.0, 1.0);
        ...
        #pragma ivdep
        #pragma noprefetch
        for(j=0;j<jn_j0;j++)
        {
            ...
            ...
        }
    }
}
...
```

**Initialize an RNG stream.
Block-split among threads.**

**Generate all random numbers
to be used in each time step.**

Optimization for Path Generation

The Inner loop

```
...
#pragma omp parallel for default(shared)
for(J=0;J<path_blocks;J++)
{
    ...
    for(i=0;i<timeSteps-1;i++)
    {
        ...
        #pragma ivdep
        #pragma noprefetch
        for(j=0;j<jn_j0;j++)
        {
            Z1 = mRng1[j]; Z2 = mRng2[j];
            V0 = mV[k*jn_j0_2 + j + j_block_shift];
            W = (Z2 - Z1 * rho) * _inv_1_m_rho_sq;
            ...
            b2 = m * m * (2.0 + sqrt( 4.0 - 2.0 * psi )) / s2 - 1.0;
            b = sqrt(b2);
            if( logPricePathPtr[ j_block_shift + j ] < Y1 )
            {
                logPricePathPtr[ j_block_shift + j ] = Y1;
            }
            mY[k*jn_j0_2 + j_block_shift + j] = Y1;
            mV[k*jn_j0_2 + j_block_shift + j] = V1;
            ...
        }
    }
}
```

Use vectorized version of sqrt
from compiler library with
domain-exclusion



Start Today

- Review the audited reports at www.STACresearch.com/intelA2
- Get the STAC-A2 Pack for Intel Composer XE and the STAC-A2 Tools & Specs at www.STACresearch.com/a2
- Run STAC-A2 on your systems

Links:

- Access the Intel Tools with Intel C++ compiler/MKL/VTune Amplifier:
<http://www.intel.com/content/www/us/en/servers/server-products.html>
<http://www.intel.com/content/www/us/en/software-developers/software-developers.html>

In case of any question feel free to contact

- David O'Shea, Financial ISV Relationship Manager, David.Oshea@intel.com
- Mahesh Bhat, Senior Application Engineer, mahesh.bhat@intel.com



Q&A

Bibliography

1. Longstaff, F.A. and Schwartz E.S. 2001. Valuing American Options by Simulation: A Simple Least-Squares Approach. *Review of Financial Studies*, 14, 1113 – 147.
2. Andersen, L. 2007. Efficient Simulation of the Heston Stochastic Volatility Model. Available at SSRN : [//ssrn.com/abstract=946405](http://ssrn.com/abstract=946405)
3. www.STACresearch.com/intelA2

Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © , Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, Xeon Phi, Core, VTune, and Cilk are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

