

# IPU – A Paradigm Shift in Infrastructure Processing


Graham McKenzie

Sr. FAE, Intel Corporation



# Intel® Infrastructure Processing Unit (IPU)

Providing new data center value



Highly intelligent **infrastructure acceleration**

System-level **security, control, and isolation**

**Common** software frameworks


HW and SW **programmable**, built to customer needs

[intel.com/ipu](https://intel.com/ipu)

*Processor complex enables control plane offload and isolation*


# Intel® IPU Value Proposition

## Security




Application & Tenant Isolation from Infrastructure

## Infrastructure Offload




IPUs Reduce Host Compute Cycles Doing Infrastructure Work

## Infrastructure Acceleration



IPUs Can Accelerate Some Applications


## Feature Velocity



IPUs Provide Reconfigurability and Programmability

*Isolation of workload and infrastructure improves integrity and efficiency of the grid*

# Acceleration Workloads



## Protocols

- TCP/IP, RoCEv2, VxLAN, Geneve, NVGRE

## Network Switching/Routing

- Data plane: OvS, P4
- Analytics: Network Analytics (AI)

## Security

- Encryption: TLS, KTLS, IPsec, MACSec
- Firewall → ACLs
- DDoS Mitigation

## Storage

- NVMe Tunnel, NVMe-oF TCP, NVMe-oF RoCEv2, Erasure Coding, Compression

## AI/ML

- ML → LSTM

## Big Data

- Arrow/Arrow Flight

*One Platform, Multiple Workloads*

# Intel® IPU Roadmap

Open Community

Open SW Ecosystem

Broad Adoption Enabled by Leading and Expanding Ecosystem

Serving Cloud, CoSP, Enterprise and Beyond

2022

2<sup>nd</sup> Gen 200G

FPGA+IA platform  
**F2000X-PL**

ASIC  
**E2000**

Today

2023/2024

3<sup>rd</sup> Gen intel IPU 400G

FPGA+IA platform Codenamed **Hot Springs Canyon**

ASIC Codenamed **Mount Morgan**

Announced

2025+

4<sup>th</sup> Gen intel IPU 800G

FPGA+IA platform Codenamed **Next Gen**

ASIC Codenamed **Next Gen**

Next Gen

Leadership Portfolio

*Multi-generation IPU with open ecosystem*