Staying Cool at Speed: Adding 25G to HFT Accelerators

STAC Summit London Michael O'Sullivan – Engineering Director May 2, 2024



Cadence Overview

Leading provider of Intelligent System Design[™] solutions Software, hardware, and IP that turn design concepts into reality

Culture of innovation more than 20 significant new products in last 3 years

Computational

software

for designing today's

electronic systems

26

Q1 2024 revenue:

\$1.009B

>11,200

employees worldwide


global development centers

Nasdaq: CDNS; S&P 500 and Nasdaq 100 indexes

Source: Cadence Earnings Press Release, April 22, 2024 https://www.cadence.com/en_US/home/company/newsroom/press-releases/pr-ir/2024/cadence-reports-first-guarter-2024-financial-results.html




How Does 25Gbps Differ from 10Gbps?



- Signal, Power, and Thermal Integrity become much more challenging at 25Gbps
- Fast rise times and higher data rates \Rightarrow interconnects become transmission lines
- Power Distribution Network (PDN) needs to support low voltage and high current
- Increased power dissipation leads to higher junction temperatures, thermal hot spots


Where can Power, Thermal, and SI Issues Exists in IC, Pkg, PCB?

- At high-speeds need to consider routing at all levels: IC, PKG, PCB
- Fast data rates means higher power, increased current densities and higher temperatures
- Minimize loop inductance with decoupling capacitors at the package
- Optimize signal routes, via structures, return paths, PDN on PCB




IC Power Optimization Has to Be Full Flow

Optimize Power



	_					¢	
~	3	1	0		1	^	
	a	u	C	n	\mathbf{K}	C	
_	-	_	-		_	-	

Thermal Basics – 3 Modes of Heat Transfer



Radiation:


Heat transfer through the emission of the electromagnetic waves

Convection:

Heat transfer from a solid to a fluid, and a phenomenon in which heat moves throughthe fluid


Conduction:

Heat transfer by which heat passes through a material The vibrations of the molecules in a lattice, or the transportation by free electrons




Thermal Basics – FEA vs. CFD


- FEA (Finite Element Analysis): in the context of thermal, it is used to solve conduction problems within solids in detail with convection and radiation effect taken into account in a simplified manner with a boundary condition of heat transfer coefficient.
 - FEA allows detailed and accurate conduction analysis
 - FEA simplifies convection and radiation with a boundary condition with a heat transfer coefficient (no actual simulation of a fluid)




- **CFD (Computational Fluid Dynamics):** in the context of thermal, it is used to solve conduction in a simplified manner (typically) and convection and radiation in detail by actual simulation of fluid flow (e.g.) fan blowing air over a PCB)
 - CFD allows conduction analysis with simplified structures typically.
 - CFD does the actual detailed simulation of convection and radiation. There is no boundary condition of heat transfer coefficient




What Power Distribution Network (PDN) Does Your Chip See?






- "Clean" power comes into PCB
- Travels through multiple levels of parasitics
- Non-ideal power delivered to chip


How do you address this? Multiple levels to consider ...



IR Drop Analysis of Package / PCB



IR Drop Analysis



E/T Co-Simulation

Resistance Name	Model	B Positive Pin (GND)	-	Pin1 Name	Pin1 Net	Pin2 Name	Pin2 Net	Resistance (Ohn
RESI_BGA1_DIE1_VDDIO	Multiple to Multiple	196PINEGAEGA1.A1 (GND) Node011A 1::GND						
RESI_BGA1_DIE1_GND	Multiple to Multiple	(C) 196PINBGA .BGA1.A2 (GND)		Node0!!A1::GND	GND	Node252711SWSIG8	GND	0.0026502
		O 196PINBGA_BGA1.A3 (GND)		Node0!!A1::GND	GND	Node2596!!SESIG3	GND	0.0026613
		(C) 196PINBGA _BGA1.A5 (GND)		Node0!!A1::GND	GND	Node2458!!NWSIG3	GND	0.0026893
		(C) 196PINBGA .BGA1.A5 (GND)	=	Node0!!A1::GND	GND	Node2389!!NESIG8	GND	0.002702
		(C) 196PINBGA .BGA1.A6 (GND)		Node0!!A1::GND	GND	Node2525!!SWSIG8	GND	0.002746
		(C) 196PINBGA .BGA1.A7 (GND)		Node0!!A1::GND	GND	Node2521!!SWSIG7	GND	0.002759
		196PINEGA .BGA1.A8 (GND)		Node0!!A1::GND	GND	Node2594!!SESIG2	GND	0.002762
		(C) 196PINBGA .BGA1.A9 (GND)		Node0!!A1::GND	GND	Node2590!!SESIG3	GND	0.002766
		196PINBGA .BGA1.A10 (GND)		Node0!!A1::GND	GND	Node2456!!NWSIG2	GND	0.002795
				Node0!!A1::GND	GND	Node2452!!NWSIG3	GND	0.002802
				Node0!!A1::GND	GND	Node2383!!NESIG7	GND	0.002808
		B C 196PINBGA_BGA1.A13 (GND) B C 196PINBGA_BGA1.A13 B C 196PINBGA1.A13 B C 196PINBGA1.BC 196PINBGA1.B		Node0!!A1::GND	GND	Node2523!!SWSIG8	GND	0.002809
				Node0!!A1::GND	GND	Node2387!!NESIG8	GND	0.002816
				Node0!!A1::GND	GND	Node2515!!SWSIG6	GND	0.002830
		III C 196PINBGABGA1.B2 (GND)		Node0!!A1::GND	GND	Node2584!!SESIG3	GND	0.00283
		I96PINBGA_BGA1.B3 (GND)		Node0!!A1::GND	GND	Node2592!!SESIG1	GND	0.002834
		Interpretation (Interpretation of the second sec		Node0!!A1::GND	GND	Node2532!!SWSIG8	GND	0.002848
		I96PINBGABGA1.B9 (GND)		Node0!!A1::GND	GND	Node2579!!SESIG3	GND	0.002862
				Node0!!A1::GND	GND	Node2510!!SWSIG5	GND	0.002875
		B-C 196PINBGA_BGA1.B11 (GND) B-C 196PINBGA1.B11 (B-C 1		Node0!!A1::GND	GND	Node2454!!NWSIG1	GND	0.002876
		B-C 196PINBGA_BGA1.B12 (GND)		Node0!!A1::GND	GND	Node2538!!SWSIG8	GND	0.002877
		Hoppinga_BGA1.B13 (GND) Hoppinga_BGA1.B14 (GND) Hoppinga_BGA1.B14 (GND)		Node0!!A1::GND	GND	Node2601!!SESIG8	GND	0.002881
		B-C 196PINBGA_BGA1.B14 (GND)		Node0!!A1::GND	GND	Node2377!!NESIG6	GND	0.00288
		() - C 196PINGA_BGA1.C1 (GND)		Node0!!A1::GND	GND	Node2574!!SESIG3	GND	0.002884
		O ISOPINISA_BGA1.C2 (GND)		Node0!!A1::GND	GND	Node2446!!NWSIG3	CND	0.002892

Resistance Analysis Setup -> Set up Eq. Resistance Netwo Add Terminal Delete Terminal Change Output File... 🗹 Use File Name Pattern 🔄 Short VRM 🔄 Other Circuit Output File Name: D:\Cadence\Sigrity2019\share\SpeedXP\Samples\PowerDC\Electrical Analysis\SpiceNetlist.ckt . ODDIOL DIEL DIEL NESIG1001 (VODIO). Terminal Name SIG4003 DIE1 SWSIG5003 DIE1 SWSIG5003 GND -1.400000000000000 SWSIG6003 DIE1 SWSIG6003 GND -1.400000000000000 DIE1.NESIG1003 *SWSIG5003 DIE1_SWSIG7003 GND -1.4000000000000 *SWSIG8001 DIE1_SWSIG8001 GND -1.00000000000000 DIE1.NESIG2001 *SWSIG8002 DIE1 SWSIG8002 GND -1.20000000000000 -1.400 DIE1.NESIG2003 *SWSIG8003 DIE1_SWSIG8003 GND -1.40000000000000 -1.4000 *SWSIG8004 DIE1_SWSIG8004 GND -0.80000000000000 -1.40000 *SWSIG8005 DIE1_SWSIG8005 GND -0.60000000000000 -1.40000 DIE1 NESIG3001 DIE1.NESIG3003 *SWSIG8006 DIE1 SWSIG8006 GND -0.40000000000000 -1.40000 SWSIG8007 DIE1_SWSIG8007 GND -0.20000000000000 -1.400 DIE1.NESIG4001 DIE1.NESIG4003 DIE1.NESIG5001 * [MCP End] DIE1.NESIG5003 *This concludes the MCP section DIE1.NESIG6001 PO DTEL NESTG2001 DTEL NESTG1001 0.020925908437 DIE1.NESIG6003 DIE1 NESIG6004

DIE1.NESIG600


DIE1.NESIG6006 DIE1.NESIG6007

DIE 1.NESIG7003 DIE 1.NESIG8001 DIE 1.NESIG8002 DIE 1.NESIG8003 DIE 1.NESIG8004

DIE1.NESIG8005 DIE1.NESIG8006 DIE1.NESIG8007


R19 DIE1 SESIF1004 DIE1 NESIG2001 0.48181232888

Resistance Measurement



Thermal Model Extraction


Resistance Network Generation




cādence

Multi-Board Analysis


AC Analysis of Package / PCB




Pre- and Post-Layout Optimization




IC Device Power Pin Inductance



Decoupling Capacitor Loop Inductance



EMI Capacitor Optimization



What-if Analysis




PDN Impedance Check


cādence


1 © 2024 Cadence Design Systems, Inc. All rights reserved.

System-Level PI Analysis


- Put packages and PCB(s) all together for complete PDN
- Check frequency domain vs. target impedance
- Check time domain vs. ripple spec







Cadence MSA Technology Enables High-Speed Operation



Operate at low supply voltages Eliminate high current density spots Meet PDN AC impedance

Signal Integrity


Optimized Signal/Return-path routing Minimize reflections and crosstalk Validate System Compliance

Thermal Integrity

Guarantee Junction Temperatures Eliminate thermal hot spots Optimize system cooling cādence

Staying Cool Summary


- Signal, Power, and Thermal Integrity become much more challenging at high-speeds
- Fast data rates means higher power consumption, increased current densities, and higher temperatures must be considered in the design process
- High-speed signal routes, via structures, return paths must be designed with transmission lines and modeled with electromagnetic extractions
- The complexity of high-performance systems design is an iterative, resource intensive, and expensive process that can benefit from AI driven analysis
- Cadence offers the complete solution of design platforms, multi-physics analysis engines, and is now bringing AI to bear on the system design problem




Cadence: HFT Accelerator Partner

Contact us: hft@cadence.com


cādence



Cadence Multiphysics Simulation and Analysis Technology



Thermal Analysis Solutions from Chip to Systems



15 © 2024 Cadence Design Systems, Inc. All rights reserved.

cādence

© 2024 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <u>https://www.cadence.com/go/trademarks</u> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.