



# Staying Cool at Speed: Adding 25G to HFT Accelerators

STAC Summit London

Michael O'Sullivan – Engineering Director


May 2, 2024

 cadence<sup>®</sup>

# Cadence Overview

## Leading provider of **Intelligent System Design™** solutions

Software, hardware, and IP that turn design concepts into reality



## Computational software

for designing today's electronic systems

Q1 2024 revenue:

**\$1.009B**

**>11,200**  
employees worldwide

## Culture of innovation


more than 20 significant new products in last 3 years

**26**

global development centers

*Nasdaq: CDNS; S&P 500 and Nasdaq 100 indexes*

# How Does 25Gbps Differ from 10Gbps?





- Signal, Power, and Thermal Integrity become much more challenging at 25Gbps
- Fast rise times and higher data rates  $\Rightarrow$  interconnects become transmission lines
- Power Distribution Network (PDN) needs to support low voltage and high current
- Increased power dissipation leads to higher junction temperatures, thermal hot spots


# Where can Power, Thermal, and SI Issues Exist in IC, Pkg, PCB?

- At high-speeds need to consider routing at all levels: IC, PKG, PCB
- Fast data rates means higher power, increased current densities and higher temperatures
- Minimize loop inductance with decoupling capacitors at the package
- Optimize signal routes, via structures, return paths, PDN on PCB




**IC Junction Temp**



**PKG Decoupling Caps**




**PCB Interconnects**




# IC Power Optimization Has to Be Full Flow

Optimize Power




# Thermal Basics – 3 Modes of Heat Transfer




# Thermal Basics – FEA vs. CFD



- **FEA (Finite Element Analysis):** in the context of thermal, it is used to solve conduction problems within solids in detail with convection and radiation effect taken into account in a simplified manner with a boundary condition of heat transfer coefficient.
  - FEA allows detailed and accurate **conduction** analysis
  - FEA simplifies **convection** and **radiation** with a boundary condition with a heat transfer coefficient (no actual simulation of a fluid)



- **CFD (Computational Fluid Dynamics):** in the context of thermal, it is used to solve conduction in a simplified manner (typically) and convection and radiation in detail by actual simulation of fluid flow (e.g.) fan blowing air over a PCB)
  - CFD allows **conduction** analysis with simplified structures typically.
  - CFD does the actual detailed simulation of **convection** and **radiation**. There is no boundary condition of heat transfer coefficient




# What Power Distribution Network (PDN) Does Your Chip See?




- “Clean” power comes into PCB
- Travels through multiple levels of parasitics
- Non-ideal power delivered to chip



# How do you address this? Multiple levels to consider ...




# IR Drop Analysis of Package / PCB




IR Drop Analysis

Resistance Name	Model	Pin1 Name	Pin1 Net	Pin2 Name	Pin2 Net	Resistance (Ohm)
RESI_BGA1_DIE1_VDDIO0	Multiple to Multiple	Node011A:1:GND	GND	Node2527H1SWSIG8...	GND	0.00262024
RESI_BGA1_DIE1_GND	Multiple to Multiple	Node011A:1:GND	GND	Node2596H1SWSIG3...	GND	0.00266131
19P2PBGGA_BGA1A1 (GND)	19P2PBGGA_BGA1A1 (GND)	Node011A:1:GND	GND	Node2596H1SWSIG3...	GND	0.00268927
19P2PBGGA_BGA1A2 (GND)	19P2PBGGA_BGA1A2 (GND)	Node011A:1:GND	GND	Node2389H1NESIG8...	GND	0.00270291
19P2PBGGA_BGA1A3 (GND)	19P2PBGGA_BGA1A3 (GND)	Node011A:1:GND	GND	Node2529H1SWSIG8...	GND	0.00274678
19P2PBGGA_BGA1A4 (GND)	19P2PBGGA_BGA1A4 (GND)	Node011A:1:GND	GND	Node2521H1SWSIG7...	GND	0.00275954
19P2PBGGA_BGA1A5 (GND)	19P2PBGGA_BGA1A5 (GND)	Node011A:1:GND	GND	Node2594H1SWSIG2...	GND	0.00276267
19P2PBGGA_BGA1A6 (GND)	19P2PBGGA_BGA1A6 (GND)	Node011A:1:GND	GND	Node2590H1SWSIG3...	GND	0.00276602
19P2PBGGA_BGA1A7 (GND)	19P2PBGGA_BGA1A7 (GND)	Node011A:1:GND	GND	Node2456H1SWSIG2...	GND	0.00279543
19P2PBGGA_BGA1A8 (GND)	19P2PBGGA_BGA1A8 (GND)	Node011A:1:GND	GND	Node2521H1SWSIG7...	GND	0.00280216
19P2PBGGA_BGA1A9 (GND)	19P2PBGGA_BGA1A9 (GND)	Node011A:1:GND	GND	Node2383H1NESIG7...	GND	0.00280812
19P2PBGGA_BGA1A10 (GND)	19P2PBGGA_BGA1A10 (GND)	Node011A:1:GND	GND	Node2523H1SWSIG8...	GND	0.00280951
19P2PBGGA_BGA1A11 (GND)	19P2PBGGA_BGA1A11 (GND)	Node011A:1:GND	GND	Node2387H1NESIG8...	GND	0.00281697
19P2PBGGA_BGA1A12 (GND)	19P2PBGGA_BGA1A12 (GND)	Node011A:1:GND	GND	Node2521H1SWSIG7...	GND	0.00282026
19P2PBGGA_BGA1A13 (GND)	19P2PBGGA_BGA1A13 (GND)	Node011A:1:GND	GND	Node2596H1SWSIG3...	GND	0.00282628
19P2PBGGA_BGA1A14 (GND)	19P2PBGGA_BGA1A14 (GND)	Node011A:1:GND	GND	Node2592H1SWSIG1...	GND	0.00283444
19P2PBGGA_BGA1A15 (GND)	19P2PBGGA_BGA1A15 (GND)	Node011A:1:GND	GND	Node2523H1SWSIG8...	GND	0.00284637
19P2PBGGA_BGA1B1 (GND)	19P2PBGGA_BGA1B1 (GND)	Node011A:1:GND	GND	Node2579H1SWSIG3...	GND	0.00286225
19P2PBGGA_BGA1B2 (GND)	19P2PBGGA_BGA1B2 (GND)	Node011A:1:GND	GND	Node2510H1SWSIG5...	GND	0.00287506
19P2PBGGA_BGA1B3 (GND)	19P2PBGGA_BGA1B3 (GND)	Node011A:1:GND	GND	Node2454H1SWSIG1...	GND	0.00287698
19P2PBGGA_BGA1B4 (GND)	19P2PBGGA_BGA1B4 (GND)	Node011A:1:GND	GND	Node2388H1SWSIG8...	GND	0.00287715
19P2PBGGA_BGA1C1 (GND)	19P2PBGGA_BGA1C1 (GND)	Node011A:1:GND	GND	Node2361H1SWSIG8...	GND	0.00288198
19P2PBGGA_BGA1C2 (GND)	19P2PBGGA_BGA1C2 (GND)	Node011A:1:GND	GND	Node2377H1SWSIG6...	GND	0.00288843
19P2PBGGA_BGA1C3 (GND)	19P2PBGGA_BGA1C3 (GND)	Node011A:1:GND	GND	Node2541H1SWSIG3...	GND	0.00289273


Resistance Measurement




Resistance Network Generation



E/T Co-Simulation






Thermal Model Extraction



Multi-Board Analysis




# AC Analysis of Package / PCB



Pre- and Post-Layout Optimization

Decoupling Capacitor Loop Inductance

What-if Analysis






IC Device Power Pin Inductance

EMI Capacitor Optimization



PDN Impedance Check

# System-Level PI Analysis

- Put packages and PCB(s) all together for complete PDN
- Check frequency domain vs. target impedance
- Check time domain vs. ripple spec




# Cadence MSA Technology Enables High-Speed Operation




## Power Integrity

- Operate at low supply voltages
- Eliminate high current density spots
- Meet PDN AC impedance



## Signal Integrity

- Optimized Signal/Return-path routing
- Minimize reflections and crosstalk
- Validate System Compliance




## Thermal Integrity

- Guarantee Junction Temperatures
- Eliminate thermal hot spots
- Optimize system cooling

# Staying Cool Summary

- Signal, Power, and Thermal Integrity become much more challenging at high-speeds
- Fast data rates means higher power consumption, increased current densities, and higher temperatures must be considered in the design process
- High-speed signal routes, via structures, return paths must be designed with transmission lines and modeled with electromagnetic extractions
- The complexity of high-performance systems design is an iterative, resource intensive, and expensive process that can benefit from AI driven analysis
- Cadence offers the complete solution of design platforms, multi-physics analysis engines, and is now bringing AI to bear on the system design problem



# Cadence: HFT Accelerator Partner

Contact us:  
hft@cadence.com

## Digital Design to Implementation

High Level Synthesis  
Physical RTL Synthesis

Place and Route

Liberate™

Tempus™


Voltus™

Pegasus™


Quantus™

## Cadence IP Solutions

Silicon-proven in advanced nodes



## Cadence Verification Full Flow



## Cadence Multiphysics Simulation and Analysis Technology

### Clarity™ 3D EM Solver

- FEM electromagnetic (EM) analysis
- 3D extraction, modeling, and EM fields
- Up to 10X system 3D analysis performance

### EMX Planar 3D EM Solver

- Method-of-Moments EM analysis
- Seamlessly integrated into Virtuoso
- Foundry gold-standard for EM modeling/extraction

Multiphysics Analysis and Simulation


### Celsius™ Thermal/EC Solvers

- Electro-thermal co-simulation with FEA and CFD
- Steady-state and transient E-T co-simulation
- Up to 10X faster massively parallelized matrix solver

### Sigrity X SI/PI Solution

- Compliance kits validate chiplet-to-chiplet connectivity
- Coupled power and signal integrity analysis
- Hybrid solver to model PCB, Pkg interconnect

## Thermal Analysis Solutions from Chip to Systems





# cādence®

© 2024 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <https://www.cadence.com/go/trademarks> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.