Talent Shortages in HW Verification: Can ML Plug the Gaps?

Adam Sherer, Account Technical Executive, Cadence Design Systems October 2023

- Verification complexity outpacing engineering availability
- Deepening data deluge defines debug doldrums
- Machine learning opportunities to enable talent efficiency

Verification Complexity Grows Exponentially

And available verification engineers grows arithmetically



- Verification scales exponentially with states of design: 2^(storage elements)
 Includes latches, registers, flops, memory-mapped I/O, and embedded SW data memory
- Complete verification: only enter specified states and never enter any other state
- Pragmatic goal is comprehensive verification
 - 100K gate pure digital design may contain 10K storage bits = 2^10000 possible states
 - Multi-FPGA / ASIC systems are 10's of millions to billions of storage bits

Engineering Efficiency Lost Throughout the Flow





- Integrating and verifying multiple (10s-100s) IPs
- Each of the IP is constantly changing, evolving, improving
- Week to week, block and system level testing results in test failures
- Determining the root cause of the failure requires multiple engineers and considerable time

Functional Verification Debug – Traditional Process



Automated Machine Learning Bucketing of Regression Failures

 Manual failure analysis of regression is very costly and inefficient



- Automated failure analysis
 - Automate failure classification using machine learning
 - Recognize patterns in any runbased attributes
 - Error message, test name, run time, etc.

Machine Learning to Identify What Caused Tests to Fail

117

0.1

116

0.1

- Identify and validate the commit that caused the failure
- Identify most likely source of failing testcase
- Automatically validates and isolates potential source issues by removing and rerunning the tests

113

4.2

114

115

0.2



cādence

X

119

0.3

0

LOW RISK

Sinale Committer

- Time of day, file ownership and complexity
 - More users increase the risk. 0

109

2.4

110

0.1

Certain users may have a history of bad commits 0

111

0.1

112

0.2

108

"Baseline" revision

Revision#

Risk Prediction

Simulation Level ML to Improve Random Verification

- Remove redundant runs
- Spread out the verification space exposure
 - Reduce high hit areas 0
 - Increase low hit areas
- Use coverage as proxy to spread out verification of interesting design states
- Use failures as an indicator of important focus points (cousin bug hunting)



ML Analytics to Expose Patterns



- Sensitivity analysis
- Run distribution
- Hit ratio analysis



Hit ratio analysis



ML Regression: 100 CPU hrs



Random variable analysis





Where Simulation ML Can Fit in a Typical MDV Project



Verisium AI-Driven Verification Platform



* Cadence® Joint Enterprise Data and AI (JedAI) Platform

cādence

© 2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at https://www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks are the property of their respective owners.