

Inline Processing of Network Traffic with FPGAs

May 2022

FPGAs deployed as bump in the wire to process network data, reducing CPU traffic by 50%





Inline Processing Example to Reduce Network Traffic: Line Arbitration





Bandwidth halved at the output of the line arbitration module

Software Development Flow to Create the Inline Plugin



High level programming language (C++) used to implement line arbitration using Vitis



Software Platform

Fully customizable using standard libraries and C/C++





Start Creating Your Solutions Today.

Reference Design Available, Order through AMD VARs and VADs



