



Staying Cool at Speed: Adding 25G to HFT Accelerators


STAC Summit New York

Lawrence Der – Application Engineering Director

May 14, 2024

 **cādence**[®]

How Does 25Gbps Differ from 10Gbps?





- Signal, Power, and Thermal Integrity become much more challenging at 25Gbps
- Fast rise times and higher data rates \Rightarrow interconnects become transmission lines
- Power Distribution Network (PDN) needs to support low voltage and high current
- Increased power dissipation leads to higher junction temperatures, thermal hot spots


Where can Power, Thermal, and SI Issues Exist in IC, Pkg, PCB?

- At high-speeds need to consider routing at all levels: IC, PKG, PCB
- Fast data rates means higher power, increased current densities and higher temperatures
- Minimize loop inductance with decoupling capacitors at the package
- Optimize signal routes, via structures, return paths, PDN on PCB




IC Junction Temp



PKG Decoupling Caps




PCB Interconnects





IC Power Optimization Has to Be Full Flow

Optimize Power




What Power Distribution Network (PDN) Does Your Chip See?






- “Clean” power comes into PCB
- Travels through multiple levels of parasitics
- Non-ideal power delivered to chip

How do you address this? Multiple levels to consider ...






AC Analysis of Package / PCB



Pre- and Post-Layout Optimization

Decoupling Capacitor Loop Inductance

What-if Analysis






IC Device Power Pin Inductance

EMI Capacitor Optimization



PDN Impedance Check

System-Level PI Analysis

- Put packages and PCB(s) all together for complete PDN
- Check frequency domain vs. target impedance
- Check time domain vs. ripple spec




Cadence MSA Technology Enables High-Speed Operation




Power Integrity

Operate at low supply voltages
Eliminate high current density spots
Meet PDN AC impedance



Signal Integrity

Optimized Signal/Return-path routing
Minimize reflections and crosstalk
Validate System Compliance




Thermal Integrity

Guarantee Junction Temperatures
Eliminate thermal hot spots
Optimize system cooling

Staying Cool Summary

- Signal, Power, and Thermal Integrity become much more challenging at high-speeds
- Fast data rates means higher power consumption, increased current densities, and higher temperatures must be considered in the design process
- High-speed signal routes, via structures, return paths must be designed with transmission lines and modeled with electromagnetic extractions
- The complexity of high-performance systems design is an iterative, resource intensive, and expensive process that can benefit from AI driven analysis
- Cadence offers the complete solution of design platforms, multi-physics analysis engines, and is now bringing AI to bear on the system design problem





cādence®

© 2024 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <https://www.cadence.com/go/trademarks> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.