

Low Latency Tick-to-Trade System with new support for CME SBE MDP3

November 4, 2014

Presented at STAC, Chicago

Dr. John W. Lockwood, CEO

JWLockwd@algo-logic.com

New Announcement Today

Support for CME SBE MDP3

- FPGA-accelerated decode of binary market data
- Replaces FAST FIX decoding
- Lower latency due to smaller messages sizes and binary data

Augments existing Tick-to-Trade (T2T) FPGA components for

- Protocol parsing
- Market data filter
- Order book
- Customer-proprietary trade logic
- Customer provided risk checks
- 89ns 10GE PHY/MAC with 76ns TCP Endpoint

Achieves Sub-microsecond Tick-to-Trade Latency


Though not (yet) a STAC benchmark



Ultra Low-Latency FPGA Tick-to-Trade System


System Software

Your control/GUI interface(s) running on your server



FPGA Accelerated Server

- FPGA Augments Existing Servers
 - Can run on an expansion card (same size as a GPU)
- Tick-to-Trade Application runs on FPGA
 - Implements low-latency Tick-to-Trade Application
 - Without assistance from CPU cores on time-critical path







Web http://Algo-Logic.com

Email Solutions@Algo-Logic.com

Phone **(408) 707-3740**

Office 2255-D Martin Ave., Santa Clara, CA 95050

