ALGORITHMS IN LOGIC



Ultra Low Latency Networking with Algo-Logic on Intel PAC D5005 FPGA







© 2021 Algo-Logic Systems Inc.

Algo-Logic Systems Inc.

Respected and trusted partner

- That develops innovative algorithms that run in FPGA logic
- Customers include:
 - Large Multinational Banks
 - Proprietary Trading Firms
 - Stock Exchanges

ALGORITHMS IN LOGIC



HTTP://ALGO-LOGIC.COM

- Algo-Logic provides FPGA solutions
 - Tick-to-Trade systems with deep sub-microsecond latency
 - Pre-Trade Risk Checks for multiple worldwide exchanges
 - IP Cores for Ultra-Low-Latency (ULL) MAC, TCP, UDP, and associative lookup (EMSE)
 - Frameworks to trade on multiple exchanges





The Next Generation of Trading Systems

• Execute Software on fastest CPU


- Intel Xeon Scalable Platinum processor
- Just-released 11th generation Intel Core processor
- New instructions for AVX-512
 - Leverage new instruction to move 512 bits in one assembly instruction
 - Bypass operating system kernel using Intel Data Mover
 - Trade from software with round-trip under <u>1.5 microseconds</u>*

Offload networking to FPGA

- Write your business logic in C/C++ with High Level Synthesis (HLS)
- Process TCP orders in under <u>0.4 microseconds</u>* in logic
- Process market data in under <u>0.2 microseconds</u>* using logic

*Not a STAC Benchmark










Crossing the Chasm from Software to Gateware

• The Intel / Algo-Logic Advantage

- Framework enables success with FPGA
- Accelerates existing Order Management Software
 - Enhances your OMS instead of replacing it
- Algo-Logic's networking stack runs entirely in FPGA logic
 - Ultra-Low Latency Ethernet and TCP implemented entirely in FPGA
 - Enables logic on Intel PAC D5005 to trade faster than the best NICs


Easy Engagement Path

- No Verilog design skills required
 - Application logic written in C/C++ targets software and FPGA using HLS framework
- Targets multiple exchanges
 - Use HLS to parse market data and send orders for execution
- Rapid path to functional trading
 - Measure time to your first trade in weeks not years






Algo-Logic / Intel: Base ULL MAC + TCP + Data Mover Reference Design



© 2021 Algo-Logic Systems Inc.

Algo-Logic + Intel Extended Framework





© 2021 Algo-Logic Systems Inc.

Solution for Ultra Low Latency Networking with FPGA

Intel PAC D5005 Platform


- PCIe card with Stratix 10 FPGA \bigcirc
- Fast Data Mover to host CPU \bigcirc
- High Level Synthesis (HLS) Ο

Algo-Logic Provides

- **Ultra-Low Latency MACs** \bigcirc
- TCP Endpoints in Logic Ο
- APIs for C/C++ software apps \bigcirc

Ideal Solution for

- High-speed Trading Ο
- **Pre-Trade Risk Checks** \bigcirc
- Trading Gateways Ο





Round-Trip Application Latency

Other 3rd party NIC


- **Kernel Bypass**
- **Default Firmware**
- Low Latency Firmware

This Host+Network

- Software API
- Intel Data Mover
- Algo-Logic MAC+TCP

Algo-Logic FPGA Logic

- **ULL MAC**
- **TCP Endpoint**
- **HLS Interface for trading** algorithms in logic





Conclusion

FPGA provide Ultra-Low Latency (ULL) Trading

- Run your existing OMS software on the fastest CPU
- Process market data and orders in nanoseconds with the FPGA
- Respond to the market instantly

Algo-Logic/Intel D5005 Reference Design includes:

- Algo-Logic ULL MAC in FPGA
- Algo-Logic TCP in FPGA
- Intel Data Mover leverages new AVX-512 instructions
- Intel High Level Synthesis (HLS) framework

Algo-Logic's extended Tick-to-Trade platforms

- UDP for market data
- KVS for Associative Lookup
- Support for markets including Nasdaq, ASX, CME, CBOE...

To learn more, email us at: <u>IntelSupport@algo-logic.com</u>, tick to box on the response card, and join the fast data deeper dive chat lounge



Web: https://Algo-Logic.com

Twitter: @Algo Logic Inc

Phone: (408) 707-3740

